## Shenzhen First-Rank Technology Co., Ltd

## SPECIFICATION

T24C02A/T24C04A/T24C08A/T24C16A
Version 2.0
reserves the right to change this documentation without prior notice.

## Features

- Wide Voltage Operation
- $\quad \mathrm{VCC}=1.8 \mathrm{~V}$ to 5.5 V
- Operating Ambient Temperature: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Internally Organized:
- T24C02A, 256 X 8 (2K bits)
- T24C04A, 512 X 8 (4K bits)
- T24C08A, 1024 X 8 (8K bits)
- T24C16A, 2048 X 8 (16K bits)
- Two-wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- $1 \mathrm{MHz}(5 \mathrm{~V}), 400 \mathrm{kHz}(1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 2.7 \mathrm{~V})$ Compatibility
- Write Protect Pin for Hardware Data Protection
- 8-byte Page ( 2 K ), 16-byte Page ( $4 \mathrm{~K}, 8 \mathrm{~K}, 16 \mathrm{~K}$ ) Write Modes
- Partial Page Writes Allowed
- Self-timed Write Cycle (5 ms max)
- High-reliability
- Endurance: 1 Million Write Cycles
- Data Retention: 100 Years
- 8-lead PDIP, 8-lead SOP and 8-lead TSSOP Packages
- Die Sales: Wafer Form, Waffle Pack


## General Description

The T24C02A/T24C04A/T24C08A/T24C16A provides 2048/4096/8192/16384 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as $256 / 512 / 1024 / 2048$ words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The T24C02A/T24C04A/T24C08A/T24C16A is available in space-saving 8-lead PDIP, 8-lead SOP, and 8 -lead TSSOP packages and is accessed via a two-wire serial interface.

## Pin Configuration



## Pin Descriptions

Table 1: Pin Configuration

| Pin Designation | Type | Name and Functions |
| :---: | :---: | :---: |
| A0-A2 | I | Address Inputs |
| SDA | I/O \& Open-drain | Serial Data |
| SCL | I | Serial Clock Input |
| WP | I | Write Protect |
| GND | P | Ground |
| VCC | P | Power Supply |
| NC | NC | No Connect |

## Block Diagram



## Pin Descriptions

DEVICE/PAGE ADDRESSES (A2, A1 and A0): The A2, A1 and A0 pins are device address inputs that are hard wired for the T24C02A. Eight 2 K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).
The T24C04A uses the A2 and A1 inputs for hard wire addressing and a total of four 4 K devices may be addressed on a single bus system. The A0 pin is a no connect and can be connected to ground. The T24C08A only uses the A2 input for hardwire addressing and a total of two 8 K devices may be addressed on a single bus system. The A0 and A1 pins are no connects and can be connected to ground.
The T24C16A does not use the device address pins, which limits the number of devices on a single bus to one. The A0, A1 and A2 pins are no connects and can be connected to ground.

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

WRITE PROTECT (WP): The T24C02A/T24C04A/T24C08A/T24C16A has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protect pin is connected to VCC, the write protection feature is enabled and operates as shown in the following Table 2.

Table 2: Write Protect

| WP Pin Status | Part of the Array Protected |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | T24C02A | T24C04A | T24C08A | T24C16A |
| At VCC | Full (2K) Array | Full (4K) Array | Full (8K) Array | Full (16K) Array |
| At GND | Normal Read/Write Operations |  |  |  |

## Memory Organization

T24C02A, 2K SERIAL EEPROM: Internally organized with 32 pages of 8 bytes each, the 2 K requires an 8-bit data word address for random word addressing.

T24C04A, 4K SERIAL EEPROM: Internally organized with 32 pages of 16 bytes each, the 4K requires a 9-bit data word address for random word addressing.

T24C08A, 8K SERIAL EEPROM: Internally organized with 64 pages of 16 bytes each, the 8 K requires a 10 -bit data word address for random word addressing.

T24C16A, 16K SERIAL EEPROM: Internally organized with 128 pages of 16 bytes each, the 16 K requires an 11-bit data word address for random word addressing.

## Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see to Figure 1 on page 5). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which

| Shenzhen First-Rank Technology Co., Ltd | Date:22.Nov. 2013 |
| :--- | ---: |
| Version: 2.0 | Page: 4 of 18 |

must precede any other command (see to Figure 2 on page 5).
STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 2 on page 5).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8 -bit words. The EEPROM sends a " 0 " to acknowledge that it has received each word. This happens during the ninth clock cycle.

STANDBY MODE: The T24C02A/T24C04A/T24C08A/T24C16A features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

1. Clock up to 9 cycles.
2. Look for SDA high in each cycle while SCL is high.
3. Create a start condition.

- Figure 1: Data Validity


I Figure 2: Start and Stop Definition


- Figure 3: Output Acknowledge



## Device Addressing

The $2 \mathrm{~K}, 4 \mathrm{~K}, 8 \mathrm{~K}$ and 16 K EEPROM devices all require an 8 -bit device address word following a start condition to enable the chip for a read or write operation (see to Figure 4 on page 8).
The device address word consists of a mandatory " 1 ", " 0 " sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.
The next 3 bits are the A2, A1 and A0 device address bits for the 2 K EEPROM. These 3 bits must compare to their corresponding hardwired input pins.
The 4 K EEPROM only uses the A2 and A1 device address bits with the third bit being a memory page address bit. The two device address bits must compare to their corresponding hardwired input pins. The A 0 pin is no connect.
The 8 K EEPROM only uses the A2 device address bit with the next 2 bits being for memory page addressing. The A2 bit must compare to its corresponding hard-wired input pin. The A1 and A0 pins are no connect.
The 16 K does not use any device address bits but instead the 3 bits are used for memory page addressing. These page addressing bits on the $4 \mathrm{~K}, 8 \mathrm{~K}$ and 16 K devices should be considered the most significant bits of the data word address which follows. The A0, A1 and A2 pins are no connect.
The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a " 0 ". If a compare is not made, the chip will return to a standby state.

## - Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0"
and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a " 0 " and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, $\mathrm{t}_{\mathrm{wr}}$, to the
Shenzhen First-Rank Technology Co., Ltd Date:22.Nov. 2013
nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 5 on page 7).

PAGE WRITE: The 2 K EEPROM is capable of an 8 -byte page write, and the $4 \mathrm{~K}, 8 \mathrm{~K}$ and 16 K devices are capable of 16-byte page writes.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to seven ( 2 K ) or fifteen $(4 \mathrm{~K}, 8 \mathrm{~K}, 16 \mathrm{~K})$ more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 6 on page 8).
The data word address lower three $(2 \mathrm{~K})$ or four $(4 \mathrm{~K}, 8 \mathrm{~K}, 16 \mathrm{~K})$ bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than eight ( 2 K ) or sixteen $(4 \mathrm{~K}, 8 \mathrm{~K}, 16 \mathrm{~K})$ data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a " 0 ", allowing the read or write sequence to continue.

## - Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to " 1 ". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.
Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input " 0 " but does generate a following stop condition (see Figure 7 on page 8 ).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a " 0 " but does generate a following stop condition (see Figure 8 on page 9 ).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random

[^0]condition (see Figure 9 on page 9).
I Figure 4: Device Address

| 2K | 1 | 0 | 1 | 0 | A2 | A1 | A0 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MSB |  |  |  |  |  |  | LSB |
| 4K | 1 | 0 | 1 | 0 | A2 | A1 | P0 | R/W |
| 8K | 1 | 0 | 1 | 0 | A2 | P1 | P0 | R/W |
| 16K | 1 | 0 | 1 | 0 | P2 | P1 | P0 | R/W |

I Figure 5: Byte Write


Figure 6: Page Write


I Figure 7: Current Address Read


I Figure 8: Random Read


I Figure 9: Sequential Read


## Electrical Characteristics

I
Absolute Maximum Stress Ratings
DC Supply Voltage . . . . . . . . . . . . . . . . . -0.3 V to +6.5 V
Input / Output Voltage $\qquad$ GND-0.3V to $\mathrm{Vcc}+0.3 \mathrm{~V}$
Operating Ambient Temperature . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## I Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

## DC Electrical Characteristics

Applicable over recommended operating range from: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=+1.8 \mathrm{~V}$ to +5.5 V (unless otherwise noted)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | Vcc | 1.8 | - | 5.5 | V |  |
| Supply Current Vcc=5.0V | Icc1 | - | 0.4 | 1.0 | mA | Read @ 100 KHz |
| Supply Current Vcc=5.0V | Icc2 | - | 2.0 | 3.0 | mA | Write @ 100 KHz |
| Standby Current | Is | - | - | 2.0 | uA | Vin=Vcc or GND |
| Input Leakage Current | ILI | - | - | 3.0 | uA | Vin=Vcc or GND |
| Output Leakage Current | Lo | - | 0.05 | 3.0 | uA | Vout=Vcc or GND |
| Input Low Level | VIL | -0.6 | - | Vcc $\times 0.3$ | V |  |
| Input High Level | $\mathrm{V}_{\text {IH }}$ | $\mathrm{Vcc} \times 0.7$ | - | $\mathrm{Vcc}+0.5$ | V |  |
| Output Low Level Vcc=5.0V | Vol3 | - | - | 0.4 | V | IoL $=3.0 \mathrm{~mA}$ |
| Output Low Level Vcc=3.0V | Voi2 | - | - | 0.4 | V | I oL $=2.1 \mathrm{~mA}$ |
| Output Low Level Vcc $=1.8 \mathrm{~V}$ | VoLl | - | - | 0.2 | V | Iot $=0.15 \mathrm{~mA}$ |

## ■ Pin Capacitance

Applicable over recommended operating range from $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{VCC}=+1.8 \mathrm{~V}$

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input/Output Capacitance (SDA) | Cro $^{2}$ | - | - | 8 | pF | $\mathrm{V}_{\text {vo }}=0 \mathrm{~V}$ |
| Input Capacitance (A0, A1, A2, SCL) | $\mathrm{C}_{\mathrm{IN}}$ | - | - | 6 | pF | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |

## AC Electrical Characteristics

Applicable over recommended operating range from $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=+1.8 \mathrm{~V}$ to +5.5 V , $\mathrm{CL}=1$ TTL Gate and 100 pF (unless otherwise noted)

| Parameter | Symbol | 1.8-volt |  |  | 5.0-volt |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Clock Frequency, SCL | $\mathrm{f}_{\text {SCL }}$ | - | - | 400 | - | - | 1000 | KHz |
| Clock Pulse Width Low | tow | 1.2 | - | - | 0.6 | - | - | us |
| Clock Pulse Width High | $\mathrm{t}_{\text {High }}$ | 0.6 | - | - | 0.4 | - | - | us |
| Noise Suppression Time | $\mathrm{t}_{1}$ | - | - | 50 | - | - | 40 | us |
| Clock Low to Data Out Valid | $\mathrm{t}_{\text {AA }}$ | 0.05 | - | 0.9 | 0.05 | - | 0.55 | us |
| Time the bus must be free before a new transmission can start | $\mathrm{t}_{\text {buF }}$ | 1.2 | - | - | 0.5 | - | - | us |
| Start Hold Time | $\mathrm{t}_{\text {HD. STA }}$ | 0.6 | - | - | 0.25 | - | - | us |
| Start Setup Time | tsu.sta | 0.6 | - | - | 0.25 | - | - | us |
| Data In Hold Time | $\mathrm{thd.dat}^{\text {d }}$ | 0 | - | - | 0 | - | - | us |
| Data In Setup Time | tsu.dat | 100 | - | - | 100 | - | - | ns |
| Inputs R ise Time(1) | $\mathrm{t}_{\mathrm{R}}$ | - | - | 0.3 | - | - | 0.3 | us |
| Inputs Fall Time(1) | $\mathrm{t}_{\mathrm{F}}$ | - | - | 300 | - | - | 100 | ns |
| Stop Setup Time | tsu.Sto | 0.6 | - | - | 0.25 | - | - | us |
| Data Out Hold Time | tb | 50 | - | - | 50 | - | - | ns |
| Write Cycle Time | twr | - | - | 5 | - | - | 5 | ms |
| $5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$, Byte Mode | Endurance | 1M | - | - | - | - | - | Write Cycles |

## Note

1. This parameter is characterized and is not $100 \%$ tested.
2. AC measurement conditions: RL (connects to VCC): $1.3 \mathrm{k} \Omega$ ( $2.5 \mathrm{~V}, 5 \mathrm{~V}$ ), $10 \mathrm{k} \Omega$ ( 1.8 V )

Input pulse voltages: 0.3 VCC to 0.7 VCC
Input rise and fall time: $\leqslant 50 \mathrm{~ns}$
Input and output timing reference voltages: 0.5 VCC
The value of RL should be concerned according to the actual loading on the user's system.

## ■us Timing

Figure 10: SCL: Serial Clock, SDA: Serial Data I/O


## Write Cycle Timing



## Note

1. The write cycle time $\mathrm{t}_{\mathrm{wr}}$ is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

## Ordering Information

| Code Number |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Part Number | T | 24 | XXX | $\mathbf{X}$ | $\mathbf{X}$ |  |  |  |
|  | 1 | 2 | 3 | 4 | 5 |  |  |  |

## 1.Prefix

## 2.Series Name

24:Two-wire(I2C) Interface

## 3.EEPROM Density

## C02=2K bits

C04=4K bits
C08=8K bits
C16=16K bits

## 4.Operating Votage

$\mathrm{A}=1.8 \mathrm{~V}-5.5 \mathrm{~V}$
5.Temperature Range

```
I =Ind Temp(-40 C
E=Exp Temp(.40 C C 125 % C)
```


## Packaging Information

1. SOP

2. PDIP


| SYMBOL | MILLIMETER |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX |
| A | 3.60 | 3.80 | 4.00 |
| A1 | 0.51 | - | - |
| A2 | 3.10 | 3.30 | 3.50 |
| A3 | 1.50 | 1.60 | 1.70 |
| b | 0.44 | - | 0.53 |
| b1 | 0.43 | 0.46 | 0.48 |
| B1 | 1.52 BSC |  |  |
| c | 0.25 | - | 0.31 |
| c1 | 0.24 | 0.25 | 0.26 |
| D | 9.05 | 9.25 | 9.45 |
| E1 | 6.15 | 6.35 | 6.55 |
| e | $2.54 B S C$ |  |  |
| eA | $7.62 B S C$ |  |  |
| eB | 7.62 | - | 9.50 |
| eC | 0 | - | 0.94 |
| L | 3.00 | - | - |

3. SOT23-5


| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 1.050 | 1.250 | 0.041 | 0.049 |
| A1 | 0.000 | 0.100 | 0.000 | 0.004 |
| A2 | 1.050 | 1.150 | 0.041 | 0.045 |
| b | 0.300 | 0.500 | 0.012 | 0.020 |
| c | 0.100 | 0.200 | 0.004 | 0.008 |
| D | 2.820 | 3.020 | 0.111 | 0.119 |
| E | 1.500 | 1.700 | 0.059 | 0.067 |
| E1 | 2.650 | 2.950 | 0.104 | 0.116 |
| e | $0.950(B S C)$ |  |  | $0.037(B S C)$ |
| e1 | 1.800 | 2.000 | 0.071 | 0.079 |
| L | 0.300 | 0.600 | 0.012 | 0.024 |
| $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $6^{\circ}$ |

4. TSOT $23-5 \mathrm{~L}$


NOTES:
ALL DIMENSIONS MEET JEDEC STANDARD M0-193 AB
DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | --- | 0.900 | --- | 0.035 |
| A1 | 0.020 | 0.090 | 0.001 | 0.004 |
| A2 | 0.700 | 0.800 | 0.028 | 0.031 |
| b | 0.350 | 0.500 | 0.014 | 0.020 |
| c | 0.080 | 0.200 | 0.003 | 0.008 |
| D | 2.820 | 3.020 | 0.111 | 0.119 |
| E1 | 1.600 | 1.700 | 0.063 | 0.067 |
| E | 2.650 | 2.950 | 0.104 | 0.116 |
| e | $0.95($ BSC $)$ |  | $0.037(\mathrm{BSC})$ |  |
| e1 | $1.90($ BSC $)$ | $0.075(B S C)$ |  |  |
| L | 0.300 | 0.600 | 0.012 | 0.024 |
| $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

5. TSSOP-8


| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| D | 2.900 | 3.100 | 0.114 | 0.122 |
| E | 4. 300 | 4.500 | 0.169 | 0. 177 |
| b | 0.190 | 0.300 | 0.007 | 0.012 |
| c | 0.090 | 0. 200 | 0.004 | 0.008 |
| E1 | 6.250 | 6.550 | 0. 246 | 0.258 |
| A |  | 1. 200 |  | 0.047 |
| A2 | 0.800 | 1. 000 | 0.031 | 0.039 |
| A1 | 0.050 | 0.150 | 0.002 | 0.006 |
| e | 0.65 (BSC) |  | 0.026 (BSC) |  |
| L | 0.500 | 0.700 | 0.020 | 0.028 |
| H | 0.25 (TYP) |  | 0.01(TYP) |  |
| $\theta$ | $1^{\circ}$ | $7^{\circ}$ | $1^{\circ}$ | $7^{\circ}$ |

## 6. DFN

COMMON DIMENSIONS
(UNITS OF MEASURE=MLLLIMETER)


TOP VEW


SIDE VEW


BOTTOM VEW

| SYMBOL | MIN | NOM | MAX |
| :--- | :--- | :---: | :---: |
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0 | 0.02 | 0.05 |
| A3 | $0.20 R E F$ |  |  |
| b | 0.20 | 0.25 |  |
| b1 | $0.20 R E F$ |  |  |
| D | 1.90 | 2.30 | 2.10 |
| E | 2.90 | 3.00 | 3.10 |
| D2 | 1.40 | 1.50 | 1.60 |
| E2 | 1.50 | 1.60 | 1.70 |
| e | 0.40 | 0.50 | 0.60 |
| K | 0.20 | - | - |
| L | 0.35 | 0.40 | 0.45 |
| R | 0.09 | - | - |



SIDE VEW
NOTE:
ALL DIMENSIONS REFER TO JEDEC STANDRAD MO-229 WCED-2.

| NANTONG FUJITSU MICROELECTRONICS CO.,LTD |
| :---: |
| OFN8NT2*30-075 |
| NTG.248.0FN-08P $\quad 1$ |


[^0]:    address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a " 0 " but does generate a following stop

