

Shenzhen First-Rank Technology Co., Ltd

SPECIFICATION

T93C46A/T93C56A/T93C66A

Version 1.1



reserves the right to change this documentation without prior notice.

Shenzhen First-Rank Technology Co., Ltd Version: 1.1

Date: 02, Jul. 2011 Page: 1 of 19



Website: www.fs-rank.com/

Fax:86-755-8345 252

3-wire Serial EEPROMs 1K/2K/4K T93C46A/56A/66A

FEATURES:

- Internally organized as 128 x 8 or 64 x 16(1K), 256 x 8 or 128 x 16 (2K), 512 x 8 or 256 x 16 (4K)
- Wide-voltage range operation
 - o 1.8V-5.5 V
- 3-wire serial interface bus
- Data retention: 100 years


- High endurance: 1,000,000 Write Cycles
- 2 MHz (5V) clock rate
- Sequential read operation
- Self-timed write cycle (10ms max)
- 8-pin PDIP, 8-pin JEDEC SOIC, and 8pin TSSOP Packages

DESCRIPTION

FS-RANK Technology's T93C family provides 1K, 2K and 4K of serial electrically erasable and programmable read-only memory (EEPROM). The wide Vdd range allows for low-voltage operation down to 1.8V and up to 5.5V. The device, fabricated using traditional CMOS EEPROM technology, is optimized for many industrial and commercial applications where lowvoltage and low-power operation is essential. The T93C46A/56A/66A is available in 8-pin PDIP, 8-pin JEDEC SOIC, and 8-pin TSSOP packages and is accessed via a 3-wire serial interface.

Figure 1. Pin Configurations

8-pin PDIP/TSSOP/SOIC



Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
Vcc	Power Supply
ORG	Internal
	Organization
NC	No Connect

Date: 02, Jul. 2011 Shenzhen First-Rank Technology Co., Ltd Page: 2 of 19 Version: 1.1




ABSOLUTE MAXIMUM RATINGS

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with	
Respect to Ground	1.0V to Vcc + 7.0V
Maximum Operating Voltage	6.25V
DC Output Current	

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 2. Block Diagram



Notes

1. The ORG pin is used to select between x8 and x16 mode. When the pin is connected to Vcc, x16 mode is selected. Otherwise, the ORG pin should be grounded in order to select x8 mode.

The interface for the T93C46A/56A/66A is accessed through four different signals: Chip Select (CS), Data Input (DI), Data Output (DO), and Serial Data Clock (SK). The Chip Select (CS) signal must be pulled high before issuing a command through the Data Input (DI) pin. The Serial Data Clock (SK) signal is used in conjunction with the Data Input (DI) pin.

Shenzhen First-Rank Technology Co., Ltd Version: 1.1 Date: 02, Jul. 2011 Page: 3 of 19



Fax:86-755-8345 252

PIN CAPACITANCE

Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, Vcc = +5.0V

Symbol	Test Condition	Max	Units	Condition
Соит	Output Capacitance (DO)	5	pF	Vout = 0 V
Cin	Input Capacitance (CK, SK, DI)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and not 100% tested.

DC CHARACTERISTICS

Applicable over recommended operating range from:

 T_{AMB} = -40°C to +85°C, Vcc = +1.8V to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V _{CC1}	Supply Voltage		1.8		5.5	٧
V _{CC2}	Supply Voltage		2.7	1	5.5	٧
V _{CC3}	Supply Voltage		4.5	1	5.5	٧
Icc	Supply Current V _{CC} = 5.0V	READ at 1 MHz		0.5	2.0	mA
lcc	Supply Current Vcc = 5.0V	WRITE at 1 MHz		0.5	2.0	mA
I _{SB1}	Standby Current V _{cc} = 1.8V	CS = 0V		0	0.1	μΑ
I _{SB2}	Standby Current V _{CC} = 2.7V	CS = 0V	L.	6.0	10.0	μА
I _{SB3}	Standby Current V _{cc} = 5.0V	CS = 0V		17	30	μA
ILI	Input Leakage Current	V _{IN} = 0V to V _{CC}	-	0.1	3.0	μΑ
ILO	Output Leakage Current	V _{IN} = 0V to V _{CC}	4	0.1	3.0	μA
V _{IL1} ⁽¹⁾ V _{IH1} ⁽¹⁾	Input Low Level Input High Level	2.7V < V _{cc} < 5.5V	-0.6 2.0		0.8 Vcc + 1	٧
V _{IL2} ⁽¹⁾ V _{IH2} ⁽¹⁾	Input Low Level Input High Level	1.8V < V _{CC} < 2.7V	-0.6 Vcc x 0.7		Vccx0.3 Vcc + 1	V
V _{OL1} V _{Oh1}	Output Low Level Output High Level	2.7V < V _{CC} < 5.5V; I _{OL} =2.1mA I _{OH} = -0.4mA	2.4		0.4	٧
V _{OL2} V _{OH2}	Output Low Level Output High Level	$1.8V < V_{CC} < 2.7V$; $I_{OL} = 0.15 \text{ mA}$ $I_{OH} = -100 \mu\text{A}$	Vcc - 0.2		0.2	V

Note: 1. V_{IL} and V_{IH} max are reference only and are not tested.

Shenzhen First-Rank Technology Co., Ltd

Version: 1.1

Date: 02, Jul. 2011

Page: 4 of 19



AC CHARACTERISTICS


Applicable over recommended operating range from:

 T_{AMB} = -40°C to +85°C, Vcc = As specified, CL = 1 TTL Gate & 100pF (unless otherwise noted).

Symbol	Parameter	Test Condit	ion	Min	Тур	Max	Units
fsк	Clock Frequency,	4.5V < Vcc	< 5.5V	0		2	MHz
	SK	2.7V < Vcc		0		1	
		1.8V < Vcc < 5.5V		0		0.25	
t skh	SK High Time	4.5V < Vcc	< 5.5V	250			ns
		2.7V < Vcc	< 5.5V	250			
		1.8V < Vcc	< 5.5V	1000			
t skl	SK Low Time	4.5V < Vcc	< 5.5V	250			ns
		2.7V < Vcc		250			
		1.8V < Vcc		1000			
t cs	Minimum CS Low	4.5V < Vcc		250			ns
	Time	2.7V < Vcc		250			
		1.8V < Vcc	< 5.5V	1000			
t css	CS Setup Time	Relative	4.5V < Vcc < 5.5V	50			ns
1	'	to SK	2.7V < V∞ < 5.5V	50			
			1.8V < V∞ < 5.5V	200			
tois	DI Setup Time	Relative	4.5V < V∞ < 5.5V	100			ns
1010		to SK	2.7V < V∞ < 5.5V	100			
			1.8V < V∞ < 5.5V	400			
t csн	CS Hold Time	Relative		0			ns
20011		to SK		ľ			
t DIH	DI Hold Time	Relative	4.5V < V∞ < 5.5V	100			ns
Com		to SK	2.7V < V∞ < 5.5V	100			
			1.8V < V∞ < 5.5V	400			
t _{PD1}	Output Delay to	AC Test	4.5V < V∞ < 5.5V	100		250	ns
LI DI	"1"		2.7V < V∞ < 5.5V			250	
	1		1.8V < V∞ < 5.5V			1000	
t _{PD0}	Output Delay to	AC Test	4.5V < V∞ < 5.5V			250	ns
ti bo	"0"	7.0 1001	2.7V < V∞ < 5.5V			250	
			1.8V < Vcc < 5.5V			1000	
tsv	CS to Status Valid	AC Test	4.5V < Vcc < 5.5V			250	ns
lsv	CS to Status valid	AC 165t	2.7V < Vcc < 5.5V			250	113
						1000	
4	CS to DO in High	AC Test	1.8V < Vcc < 5.5V 4.5V < Vcc < 5.5V			100	ns
t DF	Impedance	CS = V _L	2.7V < Vcc < 5.5V			100	115
	impedance	U3 = V⊩	1.8V < Vcc < 5.5V			400	
twp	Write Cycle Time		4.5V < Vcc < 5.5V	+	3	10	ms
			4.5V < VCC < 5.5V	1M	3	10	Write
Endurance	5.0V, 25°C			TIVI			
			ļ				Cycles

Shenzhen First-Rank Technology Co., Ltd Version: 1.1

Date: 02, Jul. 2011 Page: 5 of 19



INSTRUCTION SET FOR THE T93C46A

Instruction	SB	Op	Address		Data		Comments
	l	Code	X8	X16	X8	X16	
READ	1	10	$A_6 - A_0$	$A_5 - A_0$			Reads data stored at specified memory location.
EWEN	1	00	11xxxxx	11xxxx			Write enable command (must be issued before any erase or write operation).
ERASE	1	11	$A_6 - A_0$	$A_5 - A_0$			Erases memory location A₁ – A₀
WRITE	1	01	$A_6 - A_0$	$A_5 - A_0$	$D_7 - D_0$	D ₁₅ — D ₀	Writes to memory location A _n – A _n
ERAL	1	00	10xxxxx	10xxxx			Erases all memory locations. Valid only at Vcc = 4.5V to 5.5V
WRAL 1		00	01xxxxx	01xxxx	$D_7 - D_0$	D ₁₅ - D ₀	Writes all memory locations. Valid only at Vcc = 4.5V to 5.5V
EWDS	1	00	00xxxxx	00xxxx			Disables all erase or write instructions

Note: The X's in the address field represent don't care values and must be clocked.

INSTRUCTION SET FOR THE T93C56A/66A

Instruction	SB	Op	Address		Data		Comments
		Code	X8	X16	X8	X16	
READ	1	10	$A_8 - A_0$	A7 — A0			Reads data stored at specified memory location.
EWEN	1	00	11xxxxxxx	11xxxxxx			Write enable command (must be issued before any erase or write operation).
ERASE	1	11	$A_8 - A_0$	$A_7 - A_0$			Erase memory location An – Ao
WRITE	1	01	$A_8 - \overline{A_0}$	$A_7 - A_0$	$D_7 - D_0$	D ₁₅ — D ₀	Writes memory location A _n – A ₀
ERAL	1	00	10xxxxxxx	10xxxxxx			Erases all memory locations. Valid only at Vcc = 4.5V to 5.5V
WRAL 1		00	01xxxxxxx	01xxxxxx	D7 — D0	D ₁₅ — D ₀	Writes all memory locations. Valid only at Vcc = 4.5V to 5.5V.
EWDS	1	00	00xxxxxxx	00xxxxxx			Disables all erase or write instructions

Note: The X's in the address field represent don't care values and must be clocked.

Shenzhen First-Rank Technology Co., Ltd Version: 1.1

Date: 02, Jul. 2011 Page: 6 of 19

FUNCTIONAL DESCRIPTION

The T93C46A/56A/66A supports 7 different instructions, which must be clocked serially using the Before sending each of these instructions, the CS pin must first be pulled CS, SK and DI pins. high followed by a START bit (logic '1'). The next sequence includes a 2-bit Op Code and usually an 8 or 16-bit address. The next description describes the various functions in the chip.

READ (**READ**): The Read (READ) instruction includes the Op Code ("10") followed by the memory address location to be read. After the instruction and address is sent, the data from the memory location can be clocked out using the serial output pin DO. The data changes on the rising edge of the clock, so the falling edge can be used to strobe the output.

Note that during shifting the last address bit, the DO pin is a dummy bit (logic "0").

ERASE/WRITE (EWEN): When the chip is first powered-on, no erase or write instructions can be issued. Only when the Erase/Write Enable (EWEN) instruction is sent will the system be allowed to write to the chip. The EWEN command only needs to be issued once after being powered-on. To disable the chip again, the Erase/Write Disable (EWDS) command can be used.

ERASE (ERASE): The Erase (ERASE) instruction clears the designated memory location to a After the Op Code and address location is inputted, the chip will enter into an logical '1' state. When the cycle completes, the chip will automatically enter into standby mode. erase cycle.

WRITE (WRITE): The Write (WRITE) instruction is used to write to a specific memory location. If word mode (x16) is selected, then 16 bits of data will be written into the location. mode (x8) is chosen, then 8 bits of data will be written into the location. The write cycle will begin automatically after the 8 or 16 bits are shifted into the chip.

ERASE ALL (ERAL): The Erase All (ERAL) instruction is primarily used for testing purposes and only functions when Vcc=4.5 V to 5.5 V. This instruction will clear the entire memory array

WRITE ALL (WRAL): The Write All (WRAL) instruction will program the entire memory array according to the 8 or 16-bit data pattern provided. The instruction will only be valid when Vcc=4.5 V to 5.5 V.

ERASE/WRITE DISABLE (EWDS): The Erase/Write Disable (EWDS) instruction blocks any kind of erase or program operations from modifying the contents of the memory array. This instruction should be executed after erasing or programming to prevent accidental data loss.

Note also that the READ instruction will operate regardless of whether the chip is disabled from program and write operations.

Date: 02, Jul. 2011 Shenzhen First-Rank Technology Co., Ltd Page: 7 of 19 Version: 1.1



Fax:86-755-8345 252

Ready/Busy


To determine whether the chip has completed an erase or write operation, the CS signal can be pulled LOW for a minimum of 250 ns (tcs) and then pulled back HIGH to enter Ready/Busy mode. If the chip is currently in the programming cycle, twp, then the DO pin will go low (logical "0"). When the write cycle completes, the DO pin is pulled high (logical "1") to indicate that the part can receive another instruction. Note that the Ready/Busy polling cannot be done if the chip has already finished and returned back to standby mode.

Shenzhen First-Rank Technology Co., Ltd Version: 1.1 Date: 02, Jul. 2011 Page: 8 of 19



TIMING DIAGRAMS

Synchronous Data Timing



Note (1): This is the minimum SK period.

Organization Key for Timing Diagrams

I/O	93	C46(1K)	93	C56(2K)		93 C66(4K)
	X8	X16	X8	X16	X8	X16
A _N	A ₆	A ₅	A ₈ ⁽¹⁾	A ₇ ⁽²⁾	A ₈	A ₇
D _N	D ₇	D ₁₅	D_7	D ₁₅	D_7	D ₁₅

Notes:


- 1. A₈ is a DON'T CARE value, but the extra clock is required.
- 2. A₇ is a DON'T CARE value, but the extra clock is required.

Shenzhen First-Rank Technology Co., Ltd Version: 1.1


Date: 02, Jul. 2011 Page: 9 of 19



READ TIMING




EWEN TIMING




Date: 02, Jul. 2011 Page:10 of 19




EWDS TIMING



WRITE TIMING




WRAL TIMING(1)




(1) Valid only at Vcc = 4.5V to 5.5V



ERASE TIMING



ERAL TIMING¹⁾



(1) Valid only at Vcc = 4.5V to 5.5V

Date: 02, Jul. 2011 Page:12of 19



Fax:86-755-8345 252

T93C46A Ordering Information

Ordering Code	Package	Operating Ranges
T93C46A – PI	Р	Industrial
T93C46A – SI	S	(-40°C to +85°C)
T93C46A – TI	T	

T93C56 Ordering Information

Ordering Code	Package	Operating Ranges
T93C56A – PI	Р	Industrial
T93C56A – SI	s	(-40°C to +85°C)
T93C56A – TI	Т	, ,


T93C66 Ordering Information

Ordering Code	Package	Operating Ranges
T93C66A – PI	Р	Industrial
T93C66A – SI	S	(-40°C to +85°C)
T93C66A – TI	T	, in the second of the second

	Package Type
Р	8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)
S	8-pin, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
T	8-pin, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)

Shenzhen First-Rank Technology Co., Ltd Version: 1.1

Date: 02, Jul. 2011 Page:13 of 19



PRODUCT ORDERING INFORMATION

	T93	Caa	A
Device Type			
T93			
Device Function			
46 = 1 Kbit (128 x 8 or 64 x 16)			
$56 = 2 \text{ Kbit } (256 \times 8 \text{ or } 128 \times 16)$			
66 = 4 Kbit (512 x 8 or 256 x 16)			
Voltage			

A=1.8V-5.5V


Shenzhen First-Rank Technology Co., Ltd Version: 1.1


Date: 02, Jul. 2011 Page:14of 19



PACKAGING INFORMATION

8-pin SOIC






TITLE NAME	8L SOIC MATRIX PACKAGE OUTLINE DRAWING				
SCALE: 9:1	DATE	TOL	MAT'L:	N/A	
DWG:			SURF.FIN: N/A		
CHKD:		XX N/A XXX N/A XXXX N/A xXXX N/A crigin N/A frun N/A	A HARDNESS: N/A		
APPD.		truge N/A frug N/A	Drawing #	P0-S0-8-001	REV
		1 OF 1	REF.	N/A	F



8-pin PDIP



Note:

- 1. All package dimensions do not include mold flash. Mold flash shall not exceed 5 mils.
- 2. Lead dimensions does not include protrusions. Lead protrusions does not exceed 10 mils and lead intrusion is not allowed.


Date: 02, Jul. 2011

Page:16 of 19


3. All dimensions are in inches.



8-pin TSSOP



(continued on next page)





SYMBOL	DIMENSION JEDIC STANDARD						
	MIN.	NOM.	WAY	MIN.	NOM.	MAX.	
	A		-	1.20		-	0.0472
AL	0.05	_	0.15	0.0020	1	0.0059	
A2	0.80	1.00	1.05	0.0315	0.0394	0.0413	
ъ	0.19	:=:	0.30	0.0075		0.0118	
M	0.19	0.22	0.25	0.0075	0.0087	0.0098	
c	0.09	-	0.20	0.0035	E	0.0079	
cl	0.09		0.18	0.0035	į	0.0063	
D	2.90	3.00	3.10	0.1142	0.1181	0.1220	
i e	0.65 BSC			0.0258 BSC			
1	6.4 BSC			0.2520 BSC			
E1 .	4.30	4.40	4.50	0.1693	0.1732	0.1772	
1	0.45	0.60	0.75	0.0177	0.0236	0.0295	
01	9	- 1	B	0	9 4 1	1	
62	12°RF			12*KEF			
nem.	0.10			0.439			

TITLE NAME	8L TSSOP PACKAGE OUTLINE DRAWING				
SCALE: 10:1	DATE	TOL	MAT'L:	N/A	
DWG:		9 90000000	SURF.FIN: N/A		
CHKD:		N/A	HARDNESS: N/A		
APPD:			DG NO	P0-TS-8-001	REV
		1 OF 1	REF.	N/A	В

Shenzhen First-Rank Technology Co., Ltd Version: 1.1

Date: 02, Jul. 2011 Page:18 of 19

